IN THE CLAIMS

- 1. (Previously Presented) In a data processing system having a system bus and having a processor with a level one cache memory responsively coupled to a level two cache memory which is responsively coupled via said system bus to a level three cache memory which is directly coupled to at least one memory storage unit and having a circuit for directly SNOOPing said system bus, the improvement comprising:
- a. First logic which invalidates a corresponding level one cache memory location in response to a non-local memory write request.
- 2. (Original) A data processing system according to claim

 1 further comprising second logic which inhibits said first logic

 from invalidating for mode 3 requests without ownership.
- 3. (Original) A data processing system according to claim
 1 further comprising:
- a. Third logic which invalidates said corresponding cache memory location in response to a SNOOP hit.
- 4. (Previously Presented) A data processing system according to claim 3 further comprising:

- a. Fourth logic which records location of data in response to a level one cache memory read miss and a level two cache memory read miss.
- 5. (Currently Amended) A data processing system according to claim 1 further comprising:
- a. Fifth logic which determines when said level two cache memory generates detects a parity error in a particular location of said level two cache memory and which in response invalidates said corresponding level one cache memory location.
- 6. (Currently Amended) A data processing system comprising:
 - a. A processor having a level one cache memory;
- b. A level two cache memory <u>dedicated to said processor and</u> responsively coupled to said level one cache memory;
 - c. a system bus;

- d. A memory storage unit;
- e. A level three cache memory responsively coupled to said level two cache memory via said system bus and responsively coupled to said memory storage unit; and
- f. A first circuit which invalidates a corresponding portion of said level one cache memory in response to a

level one cache memory write hit and a level two cache memory hit.

- 7. (Original) A data processing system according to claim 6 further comprising:
- a. A second circuit which inhibits said first circuit from said invalidating in response to a mode 3 lack of ownership.
- 8. (Previously Presented) A data processing system according to claim 6 further comprising:
 - a. A third circuit which SNOOPs said system memory bus; and
- b. A fourth circuit which invalidates said corresponding portion of said level one cache memory in response to a SNOOP hit.
- 9. (Currently Amended) A data processing system according to claim 6 further comprising:
- a. A fifth circuit which records <u>in said level one cache</u>

 <u>memory location</u> of data in response to a level one cache memory

 read miss and a level two cache memory read miss.
- 10. (Original) A data processing system according to claim
 6 further comprising:

- a. A sixth circuit which detects parity errors of said level two cache memory and invalidates said corresponding portion of said level one cache memory in response to said detected parity error.
- 11. (Currently Amended) A method of maintaining validity of data within a <u>semi-store-in</u> level one cache memory of a processor responsively coupled to a <u>semi-inclusive</u> level two cache memory which is <u>dedicated to said processor and which is</u> responsively coupled to a system memory bus comprising:
- a. Formulating a write memory request within said processor;
- b. First experiencing checking for a level one cache memory hit in response to said write memory request;
- c. Second experiencing checking for a level two cache memory hit in response to a hit found by said first experiencing checking step; and
 - d. Invalidating a portion of said level one cache memory corresponding to said write memory request in response to a hit found by said second experiencing checking step.
- 12. (Original) A method according to claim 11 further comprising:

- a. Inhibiting said invalidating step if said write memory request is mode 3 lacking ownership.
- 13. (Original) A method according to claim 11 further comprising:
 - a. SNOOPing said system memory bus; and
- b. Invalidating said portion of said level one cache memory if said SNOOPing step identifies data corresponding to said write memory request.
- 14. (Currently Amended) A method according to claim 11 further comprising:
 - a. Formulating a read memory request;
- b. Third experiencing a level one cache memory read miss; and
- c. recording location of data corresponding to said read memory request <u>in said level one cache memory</u>.
- 15. (Currently Amended) A method according to claim 11 further comprising:
- a. Determining whether a reference to said level two cache memory has <u>caused</u> a parity error; and
- b. Invalidate said portion of said level one cache memory in response to said determining said parity error.

- 16. (Previously Presented) An apparatus comprising:
- a. executing means for executing program instructions;
- b. level one caching means responsively coupled to said executing means for level one caching data;
- c. accessing means responsively coupled to said executing means and said level one caching means for accessing a data element if said executing means requires accessing of said data element;
- d. level two caching means responsively coupled to said requesting means for level two caching data; and
- e. first invalidating means responsively coupled to said level one caching means for invalidating said data element if said data element is a write data element located within said level two caching means and within said level one caching means.
- 17. (Previously Presented) An apparatus according to claim 16 further comprising:
- a. inhibiting means responsively coupled to said first invalidating means for inhibiting said invalidating if said data element is mode 3 without ownership.
- 18. (Previously Presented) An apparatus according to claim 16 further comprising:

a. bussing means responsively coupled to said level two caching means for bussing system memory data;

- b. SNOOPing means responsively coupled to said bussing means for SNOOPing said bussing means; and
- c. second invalidating means responsively coupled to said SNOOPing means for invalidating said data element if said SNOOPing means locates a corresponding data element and said data element is a write data element.
- 19. (Currently Amended) An apparatus according to claim 16 further comprising:
- a. retrieving means responsively coupled to said level two caching means for retrieving $\frac{1}{2}$ and $\frac{1}{2}$ location of said data element if said data element is a read data element and said level two caching means experiences a miss.
- 20. (Previously Presented) An apparatus according to claim 16 further comprising:
- a. detecting means responsively coupled to said level two caching means for detecting a parity error; and
- b. third invaliding means responsively coupled to said level one caching means and said detecting means for invalidating said data element if said detecting means detects said parity error.

- 21. (Original) An apparatus comprising:
 - a. an instruction processor;
- b. a level one cache memory directly coupled to said instruction processor;
- c. a level two cache memory directly coupled to said level one cache memory;
- d. a data element having a parity error stored in said level two cache memory; and
- f. a facility responsively coupled to said level one cache memory and said level two cache memory which detects said parity error of said data element and invalidates a corresponding data element within said level two cache memory.
- 22. (Original) An apparatus according to claim 21 wherein said level one cache memory further comprises a level one instruction cache memory and a level one operand cache memory.
- 23. (Original) An apparatus according to claim 22 further comprising an invalidation circuit which invalidates a write data element within said level one cache memory if said instruction processor initiates a write request to said write data element resulting in a hit within said level one cache memory and also a hit on a corresponding write data element within said level two cache memory.

- 24. (Original) An apparatus according to claim 23 further comprising a SNOOPing circuit.
- 25. (Original) An apparatus according to claim 24 wherein said write data element is located within said level one operand cache memory.